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ABSTRACT: Effective negative capacitance has been postu-
lated in ferroelectrics because there is a hysteresis in plots of
polarization-electric field. Compelling experimental evidence
of effective negative capacitance is presented here at room
temperature in engineered devices, where it is stabilized by the
presence of a paraelectric material. In future integrated circuits,
the incorporation of such negative capacitance into MOSFET
gate stacks would reduce the subthreshold slope, enabling low
power operation and reduced self-heating.
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The concept of ferroelectrics displaying effective negativepermittivity has led to the speculation that its inclusion in
the gate stack of a metal oxide semiconductor field effect
transistor (MOSFET) will reduce the subthreshold swing of
complementary metal oxide semiconductor (CMOS) devices
below 60 mV/dec.1 For a gate stack comprising a thin
ferroelectric layer on top of a thin insulator layer, the channel
potential (Ψs) can change more than the gate voltage (Vg) thus
providing a step-up voltage transformer and S < 60 mV/dec If
this can be engineered, it heralds a transformation of future
integrated circuits (ICs), reducing the off-state current (Ioff)
and/or supply voltage (VDD) that otherwise limits Moore’s Law
as heat generated during switching cannot be removed. The
idea has led to the search for unambiguous experimental
evidence of negative capacitance in candidate ferroelectrics at
room temperature as a step toward this ambition. Alternative
solutions under investigation for low energy devices include the
use of impact ionization (requiring high E fields so unlikely to
be useful at small geometries)2 and tunneling currents
(involving high series resistance which will slow devices).3
Ferroelectric materials display spontaneous electric polar-
ization, which can be aligned by an applied electric field. A
permanent dipole moment remains when the electric field is
removed. An unstable region of negative dP/dE accompanies
P−E hysteresis corresponding with negative capacitance, but it
is energetically unstable in isolation.4 Experimental evidence for
negative capacitance has proved elusive,5,6 although proposals
to stabilize it, in series with positive capacitance, have been put
forward.1 Here we demonstrate experimentally effective
negative capacitance in devices consisting of the ferroelectric
BaTiO3 in series with the paraelectric SrTiO3 at room
temperature. The low Curie temperature of BaTiO3 allows
room temperature stabilization of negative capacitance in a
perovskite for the first time. It is repeatable and demonstrated
at high frequencies.
Attempts have been made to observe experimentally the
characteristics of negative capacitance in ferroelectrics.5
However, this has proven elusive for ferroelectrics in isolation,
because it corresponds with a negative energy density and so is
unstable. In order to observe negative capacitance, it must be
incorporated into a device with overall positive capacitance
(and therefore positive energy density). Specifically, negative
capacitance can be stabilized by using a bilayer metal−
insulator−metal (MIM) parallel plate capacitor, as shown in
Figure 1a.
The total capacitance CT is the sum of the inverse
capacitances of each layer
= +
C C C
1 1 1
T 1 2 (1)
where C1 is the capacitance from a paraelectric material and
C2 is the capacitance of a ferroelectric material. Figure 1b shows
the theoretical relationship between CT, C1, and C2 based on eq
1. It is observed that as C2 varies from positive to negative, CT
undergoes different changes to its overall stability. Region b is
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identified as the design window where effective negative
capacitance is stabilized, corresponding with a positive total
energy density. Moreover, the total capacitance CT is larger
than the constituent positive capacitance C1 due to the negative
capacitance C2. Region a is unstable, as it has a total energy
density that is negative, while region c comprises two positive
capacitances in series that combine to have a reduced total
capacitance.
In order to provide a better understanding of this
phenomenon, the relationship between the total energy density
and negative capacitance is described. The ability of a body to
store electrical charge, Q, is defined by its capacitance, C. It can
be described in terms of a change in energy density, U, as a
function of changes in stored charge, Q
= −
⎡
⎣⎢
⎤
⎦⎥C
U
Q
d
d
2
2
1
(2)
Thus, for a conventional dielectric there is a quadratic
relation between energy density and charge, or polarization. For
paraelectric material, where the relation between polarization
and applied electric field is nonlinear, the relation between
energy density and polarization still has a single turning point
when P = 0. Ferroelectric materials exhibit a spontaneous
electric polarization below a critical temperature, Tc. Hysteresis
is seen in plots of polarization versus applied electric field. It
arises from an increasing alignment of electric dipoles as the
applied electric field increases, which increases the polarization;
when the field is removed there is a nonzero remnant
polarization. This is manifested in plots of energy density
versus polarization by two minima, as shown in Figure 2a for
C2. The stabilized minima ensure capacitance is always positive
for a ferroelectric under the critical temperature, and polar-
ization switching occurs when the field is reversed (Supporting
Information, Figure S1a,b). The negative capacitance region
(dashed box in Figure 2a) described by eq 2 due to the negative
energy curvature is unstable in isolation.4 Hence, negative
capacitance is never measured for single layer ferroelectrics and
should be stabilized in a series capacitance system.1
Effective negative capacitance may only be inferred from
experiment using specific bilayer MIM device designs and
conditions, as described above. Figure 2 shows energy density
as a function of polarization for a bilayer CT of SrTiO3, which is
paraelectric and has a capacitance C1, and BaTiO3, which is
ferroelectric below the Curie temperature, TC, and has a
capacitance C2. The relationship between CT, C1, and C2 has
been shown previously in eq 1. The series configuration of
capacitances allows the summation of the constituent energy
Figure 1. Series capacitance configuration and plot of two capacitors. (a) The series capacitance is modeled using a metal−insulator−metal stack on
a substrate. (b) The solid line (blue) represents the total capacitance of the system with the dashed line showing the positive capacitor in the series.
Data is given as a function of the remaining capacitor contribution C2, which is allowed to become negative. Standard analysis for the total
capacitance is representative of the right half of the figure. Marked regions, a, b, and c correspond to Figure 2
Figure 2. Energy density functions of single and bilayer structures. (a) At 100 K, the BaTiO3 capacitor C2 (thickness 50 nm) is in its ferroelectric
phase, the SrTiO3 capacitor C1 (25 nm) is paraelectric, and total capacitance of the two layers CT displays ferroelectric properties. The dashed box
encloses the negative capacitance region of the ferroelectric and is unstable in isolation using standard measurements. (b) At 300 K, C2 and C1 stay
ferroelectric and paraelectric, respectively, while CT is stabilized in a paraelectric phase with a shallower energy function that that shown in C1.
Capacitance enhancement will be seen in the bilayer at this operating temperature. (c) At 500 K, the total capacitance is now a contribution of two
paraelectric capacitors, C1 and C2. The resulting energy function displays a sharper characteristic, and hence smaller capacitance than either of the
constituent layers.
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functions to create an overall energy density for CT (details in
Supporting Information, Figure S1).
At a low temperature of 100 K (Figure 2a), the total
capacitance displays ferroelectric properties as seen by the
double minima for the total capacitance CT. As a result, the
negative capacitance will be energetically unstable and not
observable. This corresponds to operations in region a, as
shown in Figure 1b. At room temperature (Figure 2b), this
bilayer design shows an overall positive capacitance as seen by
the single minimum in CT at P = 0 and so negative capacitance
could be observed. This is the ideal stable operation window, as
described in region b in Figure 1b. At a temperature of 500 K
(Figure 2c), above TC the BaTiO3 layer has become paraelectric
and so the overall capacitance comes from two paraelectric
contributions. In this case, it follows that the total capacitance
CT is less than C1 or C2, corresponding to region c in Figure 1b.
For the capacitor shown in Figure 2b where C2 is negative,
then CT can become larger than C1. In this study, experimental
evidence is presented to demonstrate effective negative
capacitance at room temperature in a thin film of the
ferroelectric BaTiO3. The BaTiO3 is fabricated in a bilayer
stack in series with SrTiO3, which is paraelectric at room
temperature. The MIM stack is formed on a SrTiO3 substrate
and using SrRuO3 as the bottom conducting electrode, which is
lattice matched to the substrate.
SrTiO3, BaTiO3, and SrRuO3 layers used for this study were
all deposited by pulsed laser deposition (PLD) technique with a
KrF excimer laser from Lambda Physik. Prior to PLD,
commercially available, one side polished, single crystal [100]
oriented SrTiO3 substrates of 1 cm × 1 cm were cleaned. The
cleaning procedure involved an ultrasonic bath in acetone,
isopropanol, and deionized water for 3 min each. The bottom
electrodes (SrRuO3) were deposited at 700 °C at an oxygen
pressure of 75 mTorr. A corner of the sample was covered with
a small drop of TiO2 solution in acetone and was allowed to dry
at room temperature. The purpose of this was to give access to
the bottom electrode for electrical measurements. SrTiO3 and
BaTiO3 layers were deposited at a substrate temperature of 850
°C and 75 mTorr oxygen pressure without breaking the
vacuum of the PLD chamber. TiO2 was then gently scratched
away and the sample was again rinsed in acetone, isopropanol,
and deionized water. Circular patterns for top electrodes were
created by spinning photoresist AZ-5214E, exposing using Karl-
Suss MJB3 aligner and developing in AZ-326 MIF. A 60 nm
thick Pt was deposited using a BOC-Edwards electron-beam
evaporator and lifted-off in N-methylpyrrolidone. Electrodes of
sizes ranging from 50 to 300 μm were thus fabricated to
complete the MIM capacitor structure. The SrTiO3 thickness is
25 nm and capacitors having BaTiO3 thicknesses of 0, 20, 30,
and 50 nm were investigated. An additional BaTiO3 capacitor
of thickness 30 nm was deposited without a 25 nm SrTiO3
layer.
Capacitance−voltage (CV) measurements on an Agilent
4294A system were taken at room temperature at a frequency
of 10 kHz. Frequency was also varied between 1 kHz and 1
MHz to measure capacitance across a wide frequency range.
XRD spectra were acquired using Panalytical x’pert Pro with Cu
Kα X-ray radiation having a characteristic wavelength of 1.5418
Å. Transmission electron microscopy was conducted on a
JEOL-2100F microscope operating a 200 kV Schottky field
emitter. Electron diffractions were processed using Fourier
transforms in the Gatan DigitalMicrograph software.
Cross sections of each interface of the capacitor having a
BaTiO3 thickness of 20 nm are shown in Figure 3. Each layer is
perovskite and grown epitaxially, lattice matched to the SrTiO3
(100) substrate. Electron diffraction (EDX), and X-ray
diffraction (Supporting Information, Figures S2, S3) confirm
a single crystal orientation throughout the MIM stack. Atomic
force microscopy confirms the smooth interface due to the
lattice-matched materials (Supporting Information, Figure S4).
Reciprocal space mapping of the EDX pattern in Figure 3a
indicates a lattice constant ratio of the perpendicular and in-
plane parameters, c/a = 1.07. An elongation of the c lattice
parameter favors the ferroelectric phase in the BaTiO3 film and
is necessary for the negative capacitance observed in each
structure. The remaining SrTiO3 and SrRuO3 films were cubic,
c/a = 1.
In Figure 4a, the total capacitance for each capacitor is
plotted as a function of their BaTiO3 layer thickness. A data
point representing the single BaTiO3 capacitor C2 of thickness
30 nm without the 25 nm SrTiO3 layer is also shown for
comparison. As the BaTiO3 layer thickness increases then the
Figure 3. TEM of the bilayer structure. Bright-field cross section of
one the heterostructures under investigation at each interface. (a)
BaTiO3/SrTiO3 film, (b) SrTiO3/SrRuO3, and (c) SrRuO3/SrTiO3
(100) substrate. Dashed line shows interface between each thin film.
Corresponding electron diffraction pattern is also shown indicating the
single crystal nature.
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total capacitance is seen to increase, which is consistent with
the ferroelectric capacitance being negative (C2 being negative
in eq 1 and so CT increases). The increase in ferroelectric layer
thickness corresponds with C2 decreasing in magnitude, so the
trend in experiment is consistent with Figure 1b. In each case,
the bilayer capacitance exceeds the SrTiO3 capacitance alone.
Any hysteresis behavior is absent from the capacitance
measurements in these bilayer devices, which show tunable
paraelectric capacitance properties (Figure 4b), consistent with
the single minimum energy function in Figure 1b. At 30 nm
thickness, in Figure 4a the BaTiO3 capacitor C2 displays lower
capacitance than in the bilayer. Incorporation of the 25 nm
SrTiO3 thickness has led to an increase in total capacitance due
to the stabilized negative capacitance layer in the bilayer
(further detail in Supporting Information, Figure S1a,b). The
tunable capacitance trends are also shown to increase in Figure
4b as the thickness of BaTiO3 increases. This is consistent with
the insulator becoming dominated with BaTiO3 due to its
higher Curie temperature Tc. The quality of BaTiO3 was
verified using the single 30 nm layer deposited on SrRuO3 and
investigated using piezoforce microscopy (Supporting Informa-
tion, Figure S6).
The relative permittivity for bulk SrTiO3 is widely reported
7
to be around 300, while it is lower for namometer scale thin
films of SrTiO3
8 (relative permittivity for 25 nm SrTiO3
capacitor C1 is 200). Using this bulk value for SrTiO3
permittivity, the capacitance of the 25 nm SrTiO3 layer is
included as a dashed line in Figure 4a. Even for this most
conservative estimate of SrTiO3 permittivity, the total
capacitance for the bilayer stack having a BaTiO3 layer 50
nm thick is larger than with SrTiO3 alone, which indicates an
effective negative capacitance for the BaTiO3 layer. This
comparison rules out the possibility of the capacitance
enhancement resulting from a dead layer effect in the 25 nm
SrTiO3 capacitor, which may otherwise lead to incorrect
assumptions about the capacitance enhancement.9 It also
discounts any leakage-mediated reductions in capacitance
measured on the single layer SrTiO3 capacitor and points to
the increased total capacitance arising from the stabilization of
BaTiO3 negative capacitance.
The Maxwell−Wagner effect is known to cause dielectric
permittivity enhancement in superlattices,10 and evidence of
this in BaTiO3/SrTiO3 heterostructures has been reported
previously.11 But the Maxwell−Wagner effect is known to
correlate with the number of heterojunction interfaces and
reduces at low frequency. This explanation is therefore not
relevant for the capacitance enhancement reported here, which
only has a single interface. Moreover, electrical measurements
carried out up to 1 MHz also showed capacitance enhancement
in these bilayers (Supporting Information, Figure S5). This
further rules out Maxwell−Wagner effects as well as defect
mediated influences.
The greatest challenge facing nanoelectronics scaling is
power dissipation in MOSFETs. Using existing CMOS
technology, the subthreshold slope in the transfer characteristic
is 60 mV/decade of current (or larger). Thus, for a given on-
state current requirement this imposes a limit on either the on-
state voltage or the off-state current. The incorporation of
effective negative capacitance in the gate stack has been
proposed1,6 to overcome this barrier and experimental
investigations have been reported. For example, MOSFETs
incorporating polymer ferroelectrics in the gate stack
demonstrate a subthreshold swing less than 60 mV/decade
over limited current ranges below 10−10 A/um, compared with
a typical MOSFET threshold current of 10−7 A/um.12,13 These
studies showed hysteretic electrical characteristics, which does
not correspond to fully stabilized ferroelectric layers as shown
in the present work. However, the results indicate the
likelihood of negative capacitance as a technology for reducing
the subthreshold swing. Similarly, a 2.5 nm layer of AlInN in
the gate stack of a metal oxide semiconductor high electron
mobility transistor (MOS-HEMT) shows a reduced subthres-
hold slope, but again only over a restricted current range below
10−11 A and believed to be due to polarization effects.14 The
structure also required an ultrathin 2.5 nm layer of AlInN with
lateral compositional gradients, and the reduced subthreshold
slope was lost at a thickness of 7 nm.
A study using the perovskite ferroelectric Pb(Zr0.2Ti0.8)O3 in
previous bilayer capacitors has been shown.15 Negative
capacitance was stabilized across a temperature range exceeding
573 K, and therefore is unsuitable for integration into modern
integrated circuits. Furthermore, stabilization was shown at
temperatures up to 773 K and beyond the Curie temperature of
the ferroelectric.16 Explanations for this may be due to straining
as the latticed matched structures impose strains that lead to
increases in the Curie temperature;17 however, this was not
discussed in the study. The study highlighted that using low
Curie temperature materials will enable negative capacitance
stabilization at room temperature, such as BaTiO3 used here.
The present work demonstrates the feasibility of negative
capacitance at room temperature using a lead-free perovskite
ferroelectric of varying thickness. The robust material can be
integrated into CMOS or included as a performance booster
within innovative devices such as tunnel field effect transistors3
in order to realize a future low power technology.
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Details on bilayer design and additional simulations. Further
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material quality. This material is available free of charge via the
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Figure 4. Capacitance density in the heterostructures. The capacitance
is measured using a parallel-plate relationship. (a) Zero bias
capacitance in each structure. At 0 nm, the system is a sole SrTiO3
capacitor (C1). At 30 nm, an additional data point is shown
representing the single BaTiO3 capacitor (C2) without a SrTiO3
layer. The error bars correspond to the standard deviation of
measurements across each sample. The dashed line represents bulk
capacitance density in SrTiO3. (b) Full capacitance-bias scans.
Measured capacitance increases as a function of BaTiO3 thickness.
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